Hardware-Accelerated Trust: FPGA-Based Secure Networking at 100Gbps

As critical infrastructure, AI systems, industrial automation, defense networks, and next-generation communications demand higher bandwidth and lower latency, traditional software-based security architectures are increasingly becoming bottlenecks. The need for deterministic performance, real-time encryption, and resilient communications at 100Gbps is driving a new wave of hardware-accelerated secure networking platforms built on FPGAs.

Join AMD and Pantherun for an executive roundtable exploring how FPGA-based architectures are redefining secure communications for modern infrastructure.

This session will examine the advantages of implementing Layer 2/Layer 3 networking, encryption, packet inspection, and security functions directly in programmable hardware — enabling ultra-low latency, deterministic throughput, reduced attack surfaces, and scalable security at line rates approaching and exceeding 100Gbps.

Key discussion topics include:

• Why FPGA-based security architectures outperform traditional CPU and software-centric approaches at high throughput
  
• Achieving deterministic low-latency encrypted communication at 100Gbps
  
• Hardware-accelerated AES, Post-Quantum Cryptography readiness, and side-channel attack protection
  
• The role of programmable networking in AI infrastructure, defense, industrial automation, telecom, and edge computing
  
• Balancing flexibility, performance, and security using modern FPGA platforms
  
• Real-world deployment considerations for next-generation secure communication systems

Attendees will gain insight into how FPGA-enabled platforms are becoming foundational to secure, scalable, and future-ready networking infrastructure — where performance and security can no longer be treated as separate design goals.

This session is part of our “FPGA Roundtable Series". Registration/event page here.

Sponsor: