Chiplets are rewriting the rules of silicon design — and AI is a key reason why. As AI workloads explode across datacenters, Edge deployments, and embedded systems, the monolithic SoC can no longer keep pace with the necessary performance, power, and cost demands. Chiplet-based heterogeneous integration is emerging as the architecture of the AI era.

Embedded Computing Design's Chiplet Virtual Conference brings together the engineers, architects, and decision-makers spanning datacenter AI acceleration, embedded edge deployments, and the interoperability standards that will define the next decade of silicon, particularly chiplet-based semiconductors. If your company builds or offers chiplet IP, advanced packaging, EDA tools, interconnects, or AI silicon — this is the audience that needs to hear from you.

Tue, Sep. 29, 2026 · 8:00 am (PDT)
Editor in Chief Embedded Computing Design
Tue, Sep. 29, 2026 · 9:15 am (PDT)
Editor in Chief Embedded Computing Design
Reserve Your Spot
First Name*
Last Name*
Email Address*
Job Title*
Company Name*
Country*
Marketing Permission
Embedded Computing Design and/or its partners may use the information you provide on this form to contact you with product and marketing updates. You can unsubscribe anytime by clicking the unsubscribe link in the footer of our emails. For more information, please read our privacy policy.
Yes, I consent to receiving emails*